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Abstract—A technique for bandwidth enhancement of a given
amplifier is presented. Adding several interstage passive matching
networks enables the control of transfer function and frequency
response behavior. Parasitic capacitances of cascaded gain stages
are isolated from each other and absorbed into passive networks. A
simplified design procedure, using well-known low-pass filter com-
ponent values, is introduced. To demonstrate the feasibility of the
method, a CMOS transimpedance amplifier (TIA) is implemented
in a 0.18- m BiCMOS technology. It achieves 3 dB bandwidth of
9.2 GHz in the presence of a 0.5-pF photodiode capacitance. This
corresponds to a bandwidth enhancement ratio of 2.4 over the am-
plifier without the additional passive networks. The trans-resis-
tance gain is 54 dB
, while drawing 55 mA from a 2.5-V supply.
The input sensitivity of the TIA is 18 dBm for a bit error rate of
10
12
.
Index Terms—Bandwidth enhancement, integrated circuits, low-
pass filter, matching networks, passive networks, transimpedance
amplifier (TIA), wide-band amplifiers.
I. INTRODUCTION
THE ever-growing demand for higher data rates has resultedin a rapid emergence of highly integrated communication
systems. Silicon integrated circuits are the only candidates that
can achieve the required level of integration with reasonable
speed, cost, and yield and have thus been pursued to a great
degree in recent years. In particular, full integration of silicon-
based optical-fiber communication systems at 10 and 40 GB/s
is of great interest. However, silicon-based integrated circuits
implementing such systems face serious challenges due to the
inferior parasitic characteristics in silicon-based technologies,
complicating the procedure for a wide-band design.
Wide-band amplifiers are one of the most critical building
blocks at the electrooptical interface on the receiver side. Wide-
band operation is an inseparable part of any baseband communi-
cation system such as nonreturn-to-zero (NRZ) amplitude shift
keying (ASK) common to optical fiber communications due to
the signal’s low-frequency spectral content. Particularly, all am-
plifiers in the signal path should have enough bandwidth with
minimum variations in the passband and near constant group
delay to avoid distortion in the signal.
The inherent parasitic capacitors of devices are the main
cause of bandwidth limitation in wide-band amplifiers. Several
bandwidth enhancement methods have been proposed in the
past. First-order shunt peaking has historically been used to
introduce a resonant peaking at the output as the amplitude
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Fig. 1. Single-stage amplifier. (a) First-order load. (b) General passive
impedance load.
starts to roll off at high frequencies [1]–[3].1 It improves the
bandwidth by adding an inductor in series with the output
load to increase the effective load impedance as the capacitive
reactance drops at high frequencies. Neuhauser et al. study the
effect of bondwire inductors and use an active peaking network
to enhance the bandwidth [4], [5]. Capacitive peaking [6] uses
an explicit capacitor to control the pole locations of a feedback
amplifier and thus potentially improves the bandwidth.
A more exotic approach to solving the problem was proposed
by Ginzton et al. using distributed amplification [7]. Here, the
gain stages are separated with transmission lines. Although the
gain contributions of several stages are added together, the artifi-
cial transmission line isolates the parasitic capacitors of several
stages. In the absence of loss, we can improve the gain–band-
width product without limit by increasing the number of stages.
In practice, the improvement is limited by the loss of the trans-
mission line. Hence, the design of distributed amplifiers requires
careful electromagnetic simulations and very accurate modeling
of transistor parasitics. For instance, a CMOS distributed ampli-
fier was presented in [8] with a unity gain frequency of 8.5 GHz.
The study presented here applies a multipole bandwidth
enhancement technique to wide-band amplifier design. It is
based on turning the entire amplifier into a low-pass filter with a
well-defined passband characteristic and cutoff frequency. The
inevitable parasitic capacitances of the devices are absorbed
as part of the low-pass filter and, hence, affect the bandwidth
of the amplifier in a controlled fashion. Theoretical limits
of gain–bandwidth product of lumped amplifiers have been
known for over half a century [9]–[14]. Broad-band filter
synthesis techniques for bandwidth enhancement has been
used for wide-band amplifier [15], [16] and interconnect [17]
design. Applying proper matching networks between amplifier
stages to approach those limits is the key step in improving
1For more references on traditional techniques for wide-band amplifier de-
sign, look at the bibliography of [9].
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Fig. 2. (a) Small-signal model of an amplifier with the loading effect of the next stage amplifier. (b) The inserted passive network isolates the amplifier parasitics
and the load. (c) Additional inductor forms a third-order passive network at the output.
wide-band amplifiers bandwidth with this method. Section II
reviews these theoretical limitations. Section III presents a
technique to improve the bandwidth of wide-band amplifiers.
A design example using this technique follows in Section IV
to demonstrate the practicality of the method, whose validity is
shown with experimental results in Section V.
II. WIDE-BAND AMPLIFIER LIMITS
A wide-band amplifier should retain near-constant gain and
linear phase over its passband. The bandwidth requirements of
such amplifiers continuously increase following the drive for
higher speed systems. While device scaling continues to provide
faster transistors with higher cutoff frequencies, it is still desir-
able to improve the bandwidth of amplifiers using circuit tech-
niques that enable us to do so for a given process technology.
Over the last few decades, many techniques have been de-
veloped to improve the bandwidth of amplifiers [2]–[8], [18].
An improvement in the bandwidth of the amplifier is often ac-
companied by a corresponding drop in its low-frequency voltage
gain. As such, the gain–bandwidth product (GBW) can serve as
a first-order figure of merit for an amplifier topology in a given
device technology [9], [10]. For the purposes of this discussion,
the bandwidth is defined as the lowest frequency at which the
voltage gain drops by or 3 dB. Accordingly, this bandwidth
is often called the 3-dB bandwidth. In Section II-A, we discuss
the GBW limits of single-stage amplifiers for one- and two-port
passive load networks. Section II-B is dedicated to GBW limits
of multistage amplifiers.
A. Single-Stage Amplifiers
1) One-Port (Two-Terminal) Load Network: Fig. 1(a) shows
the simplest model for a linear single-stage amplifier, where
and are respectively the aggregate parasitic resistance and
capacitance of the transistor and the input of the following stage.
The GBW of this amplifier is given by
GBW (1)
As can be seen, the parasitic capacitance directly limits the
bandwidth by reducing the output impedance of the amplifier as
the frequency grows. Consequently, retaining a uniform output
impedance over a wider frequency range will increase the GBW.
In general, it is possible to introduce a more elaborate passive
load network to do so. Fig. 1(b) shows the generic load
network, , that should look like a constant resistor over
as wide a frequency range as possible. Wheeler [9] and Hansen
[10] have derived an intuitive upper bound for such a range.
Bode [11] has mathematically proven the existence of a band-
width limit for a class of load impedances. Fano [12] and Youla
[13] have further generalized the theory for a larger class. This
theoretical limit (a.k.a. the Bode–Fano Limit) for the amplifier
in Fig. 1(b) is [19]
GBW (2)
where is defined as
(3)
and is an impedance function, as defined in the Ap-
pendix. includes the aggregate output capacitance ,
shown in Fig. 1(a). It is easy to show that, for a one-port load
network, is greater than or equal to . Thus, according to (2),
any one-port passive network added in parallel to can im-
prove the GBW by at most a factor of two over that of the am-
plifier in Fig. 1(a). As a result, the maximum achievable band-
width enhancement ratio (BWER) for a one-port load is two.
Shunt-peaking [1], [3], [9] is an example of this case. Shunt
peaking results in BWERs of 1.6 and 1.72 when designed for
optimum group delay or maximally flat responses, respectively
[3].
2) Two-Port (Four-Terminal) Matching Network: Fig. 2(a)
shows a single-stage amplifier, where the intrinsic output re-
sistance and capacitance of the transistor, i.e., and , are
separated from those of the load, namely, and . The com-
bination of capacitors and limits the bandwidth of the
amplifier, i.e.,
GBW (4)
In this case, a passive two-port network can be inserted
between the transistor’s intrinsic components ( and )
and load ( and ) to increase the bandwidth, as shown in
Fig. 2(b). This two-port passive network can be designed to
maintain the impedance constant over a wider frequency range,
as it separates and isolates and . Therefore, is the only
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Fig. 3. Normalized gain of the amplifier with third-order network load and
different inductor values. (a)R = R = 1 
, C = C = 1 F . (b) R =
0:5 
, R = 1, C = C = 1 F .
capacitor that affects GBW at the input port of the network.
Based on the argument in Section II-A1, the maximum GBW
product at the input port of is
GBW (5)
Bode [11] has shown that, for ,2 it is possible
to design in such a way that the GBW product at the
output port is the same as that of the input. Thus, for a single-
stage amplifier with a two-port passive load network, we have
GBW (6)
This can be done by using a constant-k LC-ladder filter [9], [11],
[20] terminated to its image impedance. A constant-k LC-ladder
filter that is terminated in its image impedance has a constant
transfer function over the frequencies less than its cutoff fre-
quency. Compared to (4) with , (6) is four
times larger than the GBW product of a single-stage amplifier
2If not equal, he proposes adding an ideal transformer at the output to match
C to C with a proper ratio.
TABLE I
BWERS FOR THE TWO THIRD-ORDER PASSIVE NETWORKS IN FIG. 3
without additional coupling network. As a result, for equal low-
frequency gain, the maximum achievable BWER for a two-port
load is four.
In general, it is computationally difficult to calculate the
component values for the optimizing two-port network di-
rectly. Even in the case of a third-order system, with only
an additional inductor between the device and the load as in
Fig. 2(c), the equation for the value of the inductor that max-
imizes the bandwidth is quite complicated. Instead, graphical
or numerical methods can be used. Fig. 3 shows normalized
gain of a single-stage amplifier with a passive network load
similar to Fig. 2(c), where a single inductor isolates and
. The component values are normalized to achieve 0 dB
gain at low frequency and a 1-rad/s 3-dB bandwidth. Fig. 3(a)
corresponds to when the output impedance of the amplifier is
equal to the load ( and ).
Fig. 3(b) shows the case for and . This
may occur when the output of the amplifier is connected to a
next stage with capacitive input. Values for the BWER, defined
as the ratio of the 3-dB bandwidth of the amplifier to the 3-dB
bandwidth when , in both cases is summarized in Table I.
It is noteworthy that even with a simple third-order passive
network, BWER is significant compared to its theoretical limit.
Bandwidth optimization assumes no gain peaking constraints.
An alternative method to design the passive network is to
look up the component values in standard tables for low-pass
filter design [21] or compute them from corresponding equa-
tions [9], [22], [23]. Essentially, the additional passive net-
works are low-pass structures that control the frequency re-
sponse of the amplifier. After choosing the desired frequency
response for the amplifier, such as maximally flat gain or max-
imally flat group delay, the component values can be chosen
directly from standard tables. This will be discussed thoroughly
in Section III.
B. Multistage Amplifiers
Often it is hard to achieve a desirable GBW product with
a single-stage amplifier. Then, several stages can be cascaded.
The total gain is the product of the gain of each stage. How-
ever, the overall bandwidth is less than the bandwidth of each
stage, because the gain drop in the passband of each ampli-
fier will accumulate. For instance, the overall 3-dB bandwidth
and the GBW of an amplifier made by cascading similar
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single-pole amplifiers with gain and bandwidth with no
mutual loading is
(7)
GBW (8)
Comparing to the single-stage gain–bandwidth product, ,
there is a gain–bandwidth improvement of3
GBW
GBW (9)
For instance, and correspond to a factor of
6.4 improvement in GBW. For larger , GBW will increase
dramatically by introducing additional single stages at the price
of increasing overall power consumption.
In practice, each stage has a loading effect on its previous
stage, which reduces its bandwidth, hence reducing the overall
bandwidth. The matching networks introduced in Section II-A2
can reduce the loading effect by separating the output of an
amplifier from the input of its next stage. One disadvantage of
multistage amplifiers, in general, and multistage amplifiers with
two-port matching networks between each stage, in particular,
is excessive phase shift that each amplifier stage or each net-
work adds to the signal path [11], which can result in instability
in feedback amplifiers.
III. DESIGN METHODOLOGY
Based on the discussions in the previous section, for a given
wide-band amplifier, one can add passive matching networks at
the input and output, as well as between the gain stages of the
amplifier to enhance the bandwidth. This method brings each
stage of the amplifier closer to its theoretical limit discussed in
Section II. The networks absorb the capacitive parasitic compo-
nents of the gain stages (transistors) and/or the source and load
into their structure. Each network can be designed as a low-pass
filter structure with standard response [9], [23]. To achieve a
particular response shape for each network (e.g., maximally flat
group delay), the components in the passive network take the
same values as their corresponding element in the filter.
In this approach, one can resort to passive networks with low
sensitivity to component values such as ladder structure [24],
[25]. Fig. 4 shows a general low-pass ladder structure inserted
between two gain stages in an amplifier. The component values
are generated using standard look-up tables [21] or network syn-
thesis methods [22]. The network order is an additional de-
sign parameter. Using higher order networks will provide wider
bandwidth and sharper transition from passband to stopband.
However, it may cause some practical issues, such as unreason-
able components values, a large number of passive components
(large die area), and additional signal loss due to passive com-
ponents (primarily inductors). Typically these issues limit the
order of the network to five, i.e., only three additional passive
components.
3The overall GBW will actually improve if A > (
p
2  1) .
Fig. 4. Passive ladder structure of orderN , inserted between the gain stages.
Fig. 5. (a) Inductor is inserted between two gain stages. (b) The small-signal
model shows formation of a third-order ladder network.
Design Example: Here, we show the procedure for designing
a maximally flat response third-order passive network as an ex-
ample. Fig. 5(a) illustrates two stages of a given amplifier with
an inductor inserted between them. Fig. 5(b) demonstrates that
the inductor forms a third-order ladder structure with and ,
which are transistor parasitic capacitances. The values for ,
, , and are known for the amplifier. To achieve a maxi-
mally flat frequency response at the output of the ladder, compo-
nents values should be equal to their corresponding third-order
Butterworth filter elements as follows [22]:
(10)
(11)
(12)
where is an indication of impedance transformation between
and and is defined as
(13)
and is the 3-dB cutoff frequency of the network. From (10),
the new amplifier bandwidth at the output of the ladder structure
is
(14)
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Fig. 6. Inductor at the input forms a third-order ladder network with the
photodiode capacitance.
The inductor value can be calculated from (11) and (14).
for the original amplifier may not be equal to the value with
the new cutoff frequency, calculated from (12). Some explicit
capacitance should be added to adjust for this. If we define the
BWER as the ratio between the new 3-dB bandwidth and the old
one (without adding the inductor) of the single-stage amplifier,
we can show
BWER (15)
Equations (10), (12), and (13) simplify (15) to an expression
based on the ratio of and . BWER decreases monotoni-
cally when increases. For a given amplifier with
, adding the inductor always enhances the bandwidth by
BWER. When , BWER and there is no bandwidth
enhancement with adding the inductor. However, a maximally
flat passband and sharp cutoff response is still achieved.
The same analysis can be applied to the input stage of a tran-
simpedance amplifier. The photodiode is modeled as a current
input and is eliminated from the model, as shown in Fig. 6.
Design calculations using (10)–(14) can use an arbitrary value
for . An optimum value for can be computed from (14)
with fixed and , to maximize the 3-dB bandwidth. It re-
sults in with . After designing the in-
ductor and adjusting for , can be eliminated. Essentially,
the transimpedance gain will increase as no portion of the input
current is absorbed by . The enhancement ratio should also
be modified for the input passive structure as
BWER
(16)
The preceding example can be generalized to any response
shape when (10)–(12) are replaced with their corresponding
filter component equation. Equations (15) and (16) should also
be modified to correspond to the new component values.
IV. EXAMPLE DESIGN
To demonstrate the effectiveness of the developed method-
ology, a CMOS transimpedance amplifier (TIA) is designed. It
is a single-ended design consisting of three gain stages. The first
stage is a shunt-shunt feedback transimpedance stage as shown
in Fig. 7(a). The input resistance of the amplifier is approxi-
mated by , where is the inverting voltage gain.
Thus, it can provide a low input impedance and reduce the domi-
Fig. 7. (a) Schematic of the input stage of the TIA. (b) Schematic of the TIA
with parasitic capacitances and additional inductors.
nant effect of the input pole due to the large photodiode junction
capacitance . The input pole frequency can be written as
(17)
where and are the input resistance and input capaci-
tance, respectively. For the circuit in Fig. 7(a), if the transistors
are in the short channel region, both and are proportional
to the input transistor width as follows:
(18)
(19)
where is the gate oxide capacitance, is the carrier satura-
tion velocity, and is the input transistor channel length. When
the input width increases, there is a bound for the input pole dom-
inated by . However, additional constraints such as power
consumption or input noise set an optimum width for the input
transistor [26]. Adding the additional inductor to isolate and
enhances the bandwidth according to (16). In this design,
we match the input resistance to our electrical measurement
setup which had a 50- input resistance. The next two stages of
the amplifier are designed as a cascode configuration with inter-
mediate inductors and are isolated using a source follower buffer.
Adding the source follower avoids the large input capacitance
of the third-stage amplifier to load the second stage as well as
providing a low impedance node at its output and increasing its
pole frequency. The simplified schematic of the circuit including
the added passive components is shown in Fig. 7(b).
Four passive networks are inserted between the stages of the
amplifier to enhance the bandwidth. The input network sepa-
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TABLE II
COMPARISON OF THE INDIVIDUAL EFFECTS OF THE INDUCTORS ON BWER
rates the photodiode capacitance and the parasitic capacitance
of the input stage. Adding one inductor will transform it to a
third-order ladder structure, which can be designed as explained
in Section III. The next two networks are also third-order and are
placed between the cascode transistors. The load capacitance
in conjunction with the output capacitance (including bonding
pad) and output bondwire inductor form the output third-order
network.
The capacitors, as shown by the dotted line in Fig. 7(b), are the
parasitics from the devices and only four inductors are added to
the original circuit. The input and output inductors are bondwire
inductors and the interstage ones are on-chip spiral inductors.
A final optimization step in the simulation is performed to in-
clude the bilateral effects of the devices. Note that the output net-
work is different from a conventional shunt-peaking approach.
For a photodiode capacitance of 0.5 pF, the circuit achieves over
9 GHz 3 dB bandwidth. This is 2.4 times larger than the band-
width achieved using same circuit without the inductors. The in-
dividual effect of each passive network and the effect of a combi-
nation of them is summarized in Table II from simulation results.
causes the largest improvement in bandwidth because the de-
vice sizes of the second cascode amplifier are large to drive 50
with a minimum loss of gain. is separating the two large ca-
pacitances that form the input pole frequency. In our design, this
pole is the dominant bandwidth-limiting factor of the core TIA
without a driver. is not remarkably enhancing the bandwidth
because the output pole is not dominant. However, will exist
in the circuit as the bondwire and should be modeled. All four
passive networks have a ladder structure for lower sensitivity to
process variations.
Both on-chip inductors were implemented as spiral inductors
in the top metal layer. Accurate electromagnetic modeling of the
inductors was done using ASITIC [27] and SONNET [28] E&M
simulators and gave similar results. The parasitic capacitances
of the inductors are not negligible and their impact is considered
in addition to device parasitics.
V. EXPERIMENTAL RESULTS
The TIA was implemented in a 0.18- m BiCMOS process
technology using only CMOS transistors. It draws 55 mA from
a 2.5-V power supply. The scattering parameters were measured
Fig. 8. (a) Transresistance gain of the TIA with 0.5 pF photodiode capacitance.
(b) Group delay response of the TIA.
with a 20-GHz HP8720B network analyzer. The amplitude and
group delay response of the implemented TIA, extracted from
measurement data, are shown in Fig. 8(a) and (b), respectively.
Here, the photodiode capacitance is pF. Matched
output will cause a 6-dB drop in the gain which is adjusted for
in the reported result. Group delay is calculated from the phase
response of the amplifier and logarithmic frequency steps of the
network analyzer.
The 3-dB bandwidth is 9.2 GHz, in good agreement with
the simulations, and the transimpedance gain is 54 dB . To
the best of our knowledge, this is the fastest 0.18- m CMOS
TIA to date. The input reflection coefficient remains below
10 dB up to 7 GHz. Although we did not design for flat
group delay, the group delay ripples are 25 ps. The dip in
the frequency response of the transimpedance at 2.5 GHz can
be correlated to a resonance mode between the on-chip supply
bypass capacitor and bondwire and supply line inductances.
Changing these parameters changes its depth and frequency
during the measurement and can be removed by using a dif-
ferent supply bypassing technique in a revised version of the
design. The design has low sensitivity to inductor values.
and are 0.5–0.6 nH. and are 1-nH m
spiral inductors.
Fig. 9 shows the eye diagram when a pseudorandom
bit sequence (PRBS) is applied to the input at 10 GB/s. The
ringing is partly due to the resonance mode at 2.5 GHz and
partly due to the absence of the photodiode capacitance that
will cause peaking in the overall transfer function. This peaking
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Fig. 9. Eye diagram of the TIA output with 10 GB/s 2  1 PRBS at the input.
Fig. 10. BER of the TIA for different input powers at 10 GB/s.
translates to a ringing response in the time domain and will in-
crease the intersymbol interference penalty and close the eye
vertically. However, the TIA still achieves the overall sensitivity
of 18 dBm for a bit error rate (BER) better than , as we
will discuss next.
The electrical sensitivity of the amplifier for different BERs
is measured using Antrisu’s MP1763C and MP1764C BERT
system. A PRBS is applied to the input at 10 GB/s
and the BER is measured for different electrical input powers
at 500-s intervals. The results are depicted in Fig. 10. For a data
communication link, the required BER is typically . The
TIA achieves a sensitivity of 18 dBm or 15.8 W for this BER
when photodiode capacitance is not present. At very low power
inputs, we were limited to the sensitivity of the bit-error-rate test
(BERT) system. The TIA output swing was not large enough to
meet the minimum requirement of the BERT input. Simulated
total input noise current, integrated over the bandwidth, equals
1.6 A, which is comparable to TIAs with the same bandwidth
[18].
The amplifier core occupies mm of area, as shown
in Fig. 11. Table III summarizes the performance of the proto-
type TIA that has been demonstrated.
Fig. 11. Die photograph of the 9.2-GHz TIA.
TABLE III
TIA PERFORMANCE SUMMARY
VI. CONCLUSION
In this paper, we address the gain–bandwidth product limits
of amplifiers and introduce a practical methodology that can
be used to enhance the bandwidth of wide-band amplifiers
with specified characteristics for their transfer function. In a
simple design procedure, parasitic capacitances of transistors
can be absorbed into passive networks, inserted between the
gain stages. The component values can be calculated based on
standard low-pass filter structures. A prototype CMOS TIA im-
plemented using the developed technique achieves over 9-GHz
bandwidth and 54-dB transimpedance gain in the presence of
a 0.5-pF photodiode capacitance.
APPENDIX
An impedance function is a rational function (ratio of two
polynomials with real coefficients) of frequency with no right
half-plane poles. Additionally, the numerator polynomial should
be of at most one degree higher than the denominator one. The
conditions for an impedance function can be found in [11], [19].
The upper bound in (2) is not valid if the load does not satisfy
1270 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 8, AUGUST 2004
the conditions of an impedance function. In other words, if the
overall transfer function of an amplifier is of the form
(20)
and is not an impedance function, then the Bode–Fano
limit need not be satisfied. Distributing passive structures be-
tween gain stages can result in overall transfer functions that
are not impedance functions per se [23]. Therefore, the GBW
product can potentially be higher than the limit in (2). One de-
sign approach for such structure is stagger tuning of the fre-
quency responses. An early amplitude roll-off due to a low-fre-
quency pole in one stage can be compensated for with a peaking
in the next stage. Similarly, the overall phase response of pas-
sive structures can be properly controlled.
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